CMOS Designs

• Use the MOSIS process for VLSI integration

• no sacrificial layers

• built-in residual stress

• Xenon Hexa-fluoride etching

• Coil, with and without strain gauge sensors

• Lorentz force

• Thermal plus Lorentz

Previous slide

Next slide

Back to first slide

View graphic version