{"id":10,"date":"2022-03-21T16:47:53","date_gmt":"2022-03-21T16:47:53","guid":{"rendered":"https:\/\/www.isi.edu\/research-groups-rcg\/?page_id=10"},"modified":"2022-04-26T18:16:19","modified_gmt":"2022-04-26T18:16:19","slug":"home","status":"publish","type":"page","link":"https:\/\/www.isi.edu\/research-groups-rcg\/","title":{"rendered":"Home"},"content":{"rendered":"\n\n\t\t\t\t<img loading=\"lazy\" decoding=\"async\" src=\"https:\/\/www.isi.edu\/research-groups-rcg\/wp-content\/uploads\/sites\/17\/2022\/04\/fpga-chip.jpg\" alt=\"fpga-chip\" itemprop=\"image\" height=\"920\" width=\"1990\" title=\"fpga-chip\" onerror=\"this.style.display='none'\"  \/>\n\t<p><strong>ISI&#8217;s Reconfigurable Computing Group <\/strong>has been at the forefront of <a href=\"https:\/\/en.wikipedia.org\/wiki\/Field-programmable_gate_array\" target=\"_blank\" rel=\"noopener\">Field Programmable Gate Array (FPGA)<\/a> computing and Front end ASIC design for over two decades. Our applied research has centered around tools-oriented approaches which facilitate programming heterogeneous computing devices, enable operations in challenging domains, and enable rapid trade space exploration of optimal solutions for new architectures.<\/p>\n<p>Our goal-oriented solutions are motivated by ever-changing real world challenges and have shown demonstrable performance gains on Artificial Intelligence, Machine Learning, Autonomous Systems, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Software-defined_radio\" target=\"_blank\" rel=\"noopener\">Software Defined Radio (SDR)<\/a>, Trust and Security applications.<\/p>\n\n","protected":false},"excerpt":{"rendered":"<p>ISI&#8217;s Reconfigurable Computing Group has been at the forefront of Field Programmable Gate Array (FPGA) computing and Front end ASIC design for over two decades. Our applied research has centered around tools-oriented approaches which facilitate programming heterogeneous computing devices, enable operations in challenging domains, and enable rapid trade space exploration of optimal solutions for new&hellip;<\/p>\n","protected":false},"author":421,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"tpl-full-width.php","meta":{"news_source":"","news_author":"","external_news_link":"","footnotes":""},"class_list":["post-10","page","type-page","status-publish","hentry"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v27.2 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\n<title>Home - Reconfigurable Computing Group<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.isi.edu\/research-groups-rcg\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Home - Reconfigurable Computing Group\" \/>\n<meta property=\"og:description\" content=\"ISI&#8217;s Reconfigurable Computing Group has been at the forefront of Field Programmable Gate Array (FPGA) computing and Front end ASIC design for over two decades. Our applied research has centered around tools-oriented approaches which facilitate programming heterogeneous computing devices, enable operations in challenging domains, and enable rapid trade space exploration of optimal solutions for new&hellip;\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.isi.edu\/research-groups-rcg\/\" \/>\n<meta property=\"og:site_name\" content=\"Reconfigurable Computing Group\" \/>\n<meta property=\"article:modified_time\" content=\"2022-04-26T18:16:19+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.isi.edu\/research-groups-rcg\/wp-content\/uploads\/sites\/17\/2022\/04\/fpga-chip.jpg\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebPage\",\"@id\":\"https:\/\/www.isi.edu\/research-groups-rcg\/\",\"url\":\"https:\/\/www.isi.edu\/research-groups-rcg\/\",\"name\":\"Home - Reconfigurable Computing Group\",\"isPartOf\":{\"@id\":\"https:\/\/www.isi.edu\/research-groups-rcg\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/www.isi.edu\/research-groups-rcg\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/www.isi.edu\/research-groups-rcg\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/www.isi.edu\/research-groups-rcg\/wp-content\/uploads\/sites\/17\/2022\/04\/fpga-chip.jpg\",\"datePublished\":\"2022-03-21T16:47:53+00:00\",\"dateModified\":\"2022-04-26T18:16:19+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/www.isi.edu\/research-groups-rcg\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.isi.edu\/research-groups-rcg\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/www.isi.edu\/research-groups-rcg\/#primaryimage\",\"url\":\"https:\/\/www.isi.edu\/research-groups-rcg\/wp-content\/uploads\/sites\/17\/2022\/04\/fpga-chip.jpg\",\"contentUrl\":\"https:\/\/www.isi.edu\/research-groups-rcg\/wp-content\/uploads\/sites\/17\/2022\/04\/fpga-chip.jpg\",\"width\":1990,\"height\":920},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.isi.edu\/research-groups-rcg\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/www.isi.edu\/research-groups-rcg\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Home\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.isi.edu\/research-groups-rcg\/#website\",\"url\":\"https:\/\/www.isi.edu\/research-groups-rcg\/\",\"name\":\"Reconfigurable Computing Group\",\"description\":\"\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.isi.edu\/research-groups-rcg\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Home - Reconfigurable Computing Group","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.isi.edu\/research-groups-rcg\/","og_locale":"en_US","og_type":"article","og_title":"Home - Reconfigurable Computing Group","og_description":"ISI&#8217;s Reconfigurable Computing Group has been at the forefront of Field Programmable Gate Array (FPGA) computing and Front end ASIC design for over two decades. Our applied research has centered around tools-oriented approaches which facilitate programming heterogeneous computing devices, enable operations in challenging domains, and enable rapid trade space exploration of optimal solutions for new&hellip;","og_url":"https:\/\/www.isi.edu\/research-groups-rcg\/","og_site_name":"Reconfigurable Computing Group","article_modified_time":"2022-04-26T18:16:19+00:00","og_image":[{"url":"https:\/\/www.isi.edu\/research-groups-rcg\/wp-content\/uploads\/sites\/17\/2022\/04\/fpga-chip.jpg","type":"","width":"","height":""}],"twitter_card":"summary_large_image","schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebPage","@id":"https:\/\/www.isi.edu\/research-groups-rcg\/","url":"https:\/\/www.isi.edu\/research-groups-rcg\/","name":"Home - Reconfigurable Computing Group","isPartOf":{"@id":"https:\/\/www.isi.edu\/research-groups-rcg\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.isi.edu\/research-groups-rcg\/#primaryimage"},"image":{"@id":"https:\/\/www.isi.edu\/research-groups-rcg\/#primaryimage"},"thumbnailUrl":"https:\/\/www.isi.edu\/research-groups-rcg\/wp-content\/uploads\/sites\/17\/2022\/04\/fpga-chip.jpg","datePublished":"2022-03-21T16:47:53+00:00","dateModified":"2022-04-26T18:16:19+00:00","breadcrumb":{"@id":"https:\/\/www.isi.edu\/research-groups-rcg\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.isi.edu\/research-groups-rcg\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.isi.edu\/research-groups-rcg\/#primaryimage","url":"https:\/\/www.isi.edu\/research-groups-rcg\/wp-content\/uploads\/sites\/17\/2022\/04\/fpga-chip.jpg","contentUrl":"https:\/\/www.isi.edu\/research-groups-rcg\/wp-content\/uploads\/sites\/17\/2022\/04\/fpga-chip.jpg","width":1990,"height":920},{"@type":"BreadcrumbList","@id":"https:\/\/www.isi.edu\/research-groups-rcg\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.isi.edu\/research-groups-rcg\/"},{"@type":"ListItem","position":2,"name":"Home"}]},{"@type":"WebSite","@id":"https:\/\/www.isi.edu\/research-groups-rcg\/#website","url":"https:\/\/www.isi.edu\/research-groups-rcg\/","name":"Reconfigurable Computing Group","description":"","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.isi.edu\/research-groups-rcg\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"}]}},"_links":{"self":[{"href":"https:\/\/www.isi.edu\/research-groups-rcg\/wp-json\/wp\/v2\/pages\/10","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.isi.edu\/research-groups-rcg\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/www.isi.edu\/research-groups-rcg\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/www.isi.edu\/research-groups-rcg\/wp-json\/wp\/v2\/users\/421"}],"replies":[{"embeddable":true,"href":"https:\/\/www.isi.edu\/research-groups-rcg\/wp-json\/wp\/v2\/comments?post=10"}],"version-history":[{"count":0,"href":"https:\/\/www.isi.edu\/research-groups-rcg\/wp-json\/wp\/v2\/pages\/10\/revisions"}],"wp:attachment":[{"href":"https:\/\/www.isi.edu\/research-groups-rcg\/wp-json\/wp\/v2\/media?parent=10"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}