BibBase schmidt, a
generated by bibbase.org
  2023 (3)
RPU: A Ring Processing Unit with Applications to FHE. Soni, D.; Neda, N.; Zhang, N.; Reynwar, B.; Heyman, B.; Moopan, M.; Badawi, A.; Polyakov, Y.; Schmidt, K. C. A. G.; Pedram, M.; Cousins, D.; French, M.; Franchetti, F.; Karri, R.; Maniatakos, M.; and Reagen, B. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPAS2023), 2023.
link   bibtex  
TREBUCHET: Fully Homomorphic Encryption Accelerator for Deep Computation. Cousins, D.; Polyakov, Y.; Badawi, A.; Schmidt, A. G.; Reynwar, J. B.; Canida, K.; French, M.; A.Jaiswal; Mathew, C.; Gamil, H.; Neda, N.; Soni, D.; Maniatakos, M.; and B.Reagen In Government Microcircuit Applications & Critical Techology Conference (GOMACTech), 2023.
link   bibtex  
Integrity and Assurance Tools Targeting FPGA Hard IP Block Bitstream Undocumented Functionality. Schmidt, A. G.; Reynwar, J. B.; Canida, K.; and French, M. In Government Microcircuit Applications & Critical Techology Conference (GOMACTech), 2023.
link   bibtex  
  2022 (3)
P2M-DeTrack: Processing-in-Pixel-in-Memory for Energy-efficient and Real-Time Multi-Object Detection and Tracking. G. Datta, S. K.; Z. Yin, J. M.; Z. Liu, Z. W.; M. Tian, S. L.; R. T. Lakkireddy, A. G. S.; W. Abd-Almageed, A. P. J.; and A. R Jaiswal, P. A. B. In IFIP IEEE 30th International Conference on Very Large Scale Integration (VLSI SoC), 2022.
link   bibtex  
Towards Full-Stack Acceleration for Fully Homomorphic Encryption. Zhang, N.; Gamil, H.; Brinich, P.; Reynwar, B.; Badawi, A.; Neda, N.; Soni, D.; Canida, K.; Polyakov, Y.; Broderick, P.; Maniatakos, M.; Schmidt, A. G.; Franch, M.; Johnson, J.; Reagen, B.; Cousins, D. B.; and Franchetti, F. In IEEE High Performance Extreme Computing Conference (HPEC), 2022.
link   bibtex  
Bitstream Assurance Checking Engine for Undocumented Functionality (BRACE). Schmidt, A. G.; Wilford, J.; Reynwar, B.; Sung, T.; and French, M. In Government Microcircuit Applications & Critical Techology Conference (GOMACTech), 2022.
link   bibtex  
  2021 (3)
Canary: An FPGA Assurance Plugin for Vendor EDA Tools. Glick, D.; Schmidt, A. G.; Nifong, J.; Haroldsen, T.; Monson, J.; Ruiz, E. M.; and French, M. In Government Microcircuit Applications and Critical Technology Conference (GOMACTech), 2021.
link   bibtex  
Design and Performance Evaluation of Multispectral Sensing Algorithms on CPU, GPU, and FPGA. Menon, V. V; Siddiqui, S. A.; Rao, S.; Schmidt, A. G.; French, M.; Chirayath, V.; and Li, A. In IEEE Aerospace Conference, 2021.
link   bibtex  
Fight Club: Maturing Defense in Depth Obfuscation Techniques. Menon, V. V.; Sharma, U.; Roshanisefat, S.; Shukla, S. S.; Schmidt, A. G.; French, M.; Beerel, P. A.; and Nuzzo, P. In Government Microcircuit Applications & Critical Techology Conference (GOMACTech), 2021.
link   bibtex  
  2020 (3)
FPGA Virtualization for Deprecated Devices. Taras, I.; and Schmidt, A. G. In IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2020.
link   bibtex  
Emulating and Verifying Sensing, Computation, and Communication in Distributed Remote Sensing Systems. French, M.; Paolieri, M.; Menon, V.; and Schmidt, A. G. In IEEE International Geoscience and Remote Sensing Symposium (IGARSS), 2020.
link   bibtex  
Logic Obfuscation: Modeling Attack Resiliency. Menon, V.; Kolhe, G.; Fifty, J.; Schmidt, A. G.; Monson, J.; French, M.; Hu, Y.; Beerel, P.; and Nuzzo, P. In Government Microcircuit Applications & Critical Technology Conference (GOMACTech), 2020.
link   bibtex  
  2019 (8)
Enhanced Independent Functional Testing of Xilinx FPGAs. Haroldsen, T.; French, M.; Schmidt, A. G.; and Khamar, D. In Government Microcircuit Applications & Critical Technology Conference (GOMACTech), 2019.
link   bibtex  
Quantifying Security and Overheads for Obfuscation of Integrated Circuits. Venugopalan, V.; Kolhe, G.; Schmidt, A. G.; Monson, J.; French, M.; Hu, Y.; Beerel, P. A.; and Nuzzo, P. In In Government Microcircuit Applications & Critical Technology Conference (GOMACTech), 2019.
link   bibtex  
Security-driven Metrics and Models for Efficient Evaluation of Logic Encryption Schemes. Hu, Y.; Menon, V. V.; Schmidt, A.; Monson, J.; French, M.; and Nuzzo, P. In ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE), 2019.
link   bibtex  
System-Level Framework for Logic Obfuscation with Quantified Metrics for Evaluation. Menon, V. V.; Kolhe, G.; Schmidt, A. G.; Monson, J.; French, M.; Hu, Y.; Beerel, P. A.; and Nuzzo, P. In In IEEE Cybersecurity Development (SecDev), 2019.
link   bibtex  
Constellations in the cloud: Virtualizing remote sensing systems. Schmidt, A. G.; Venugopalan, V.; Paolieri, M.; and French, M. In IEEE International Geoscience and Remote Sensing Symposium (IGARSS), 2019.
link   bibtex  
Design Considerations for Mapping FPGA High-Level Synthesis Algorithms to Next-Generation Memory Devices. Rajagopala, A. D.; Sass, R.; and Schmidt, A. G. In International Symposium on Memory Systems (MEMSYS), 2019.
link   bibtex  
Impact of Off-Chip Memories on HLS-Generated Circuits. Rajagopala, A. D.; Sass, R.; and Schmidt, A. G. In International Workshop on FPGAs for Software Programmers (FSP), 2019.
link   bibtex  
Volcan: System Integration of HLS and HMC with FPGAs. Rajagopala, A. D.; Sass, R.; and Schmidt, A. G. In International Conference on ReConFigurable Computing and FPGAs, 2019.
link   bibtex  
  2018 (4)
Bridging the Gap between Advanced Memory and Heterogeneous Architectures. Rajagopala, A. D.; Sass, R.; Schmidt, A. G.; and French, M. In IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2018.
link   bibtex  
Hot & Spicy: Improving Productivity with Python and HLS for FPGAs. Skalicky, S.; Monson, J.; Schmidt, A. G.; and French, M. In IEEE International Symposium on Field Customizeable Computing Machines, 2018.
link   bibtex  
Independent Functional Testing of Commercial FPGA Devices. Haroldsen, T.; French, M.; and Schmidt, A. G. In Verification Sciences and Engineering Workshop, 2018.
link   bibtex  
SpaceCubeX2: Heterogeneous On-board Processing for Distributed Measurement and Multi-Satellite Missions. French, M.; Schmidt, A. G.; Skalicky, S.; Flately, T.; Crum, G.; Geist, A.; Chirayath, V.; and Li, A. In NASA Earth Science Technology Forum (ESTF), 2018.
link   bibtex  
  2017 (4)
Initial Approaches for Discovery of Undocumented Functionality in FPGAs. Schmidt, A. G.; French, M.; and Dasu, A. In Government Microcircuit Applications and Critical Technology Conference, 2017.
link   bibtex  
Radiation Hardening by Software Techniques on FPGAs: Flight Experiment Evaluation and Results. Schmidt, A. G.; French, M.; and Flatley, T. In IEEE Aerospace Conference, 2017.
link   bibtex  
Evaluating Rapid Application Development with Python for Heterogeneous Processor-based FPGAs. Schmidt, A. G.; Weisz, G.; and French, M. In IEEE International Symposium on Field Customizeable Computing Machines, 2017.
link   bibtex  
SpaceCubeX: A Framework for Evaluating Hybrid Multi-Core CPU FPGA DSP Architectures. Schmidt, A. G.; Weisz, G.; French, M.; Flatley, T.; and Villalpando, C. Y. In IEEE Aerospace Conference, 2017.
link   bibtex  
  2015 (2)
A Parallelizing Matlab Compiler Framework and Run time for Heterogeneous Systems. Skalicky, S.; Lopez, S.; Lukowiak, M.; and Schmidt, A. G. In IEEE International Conference on High Performance Computing and Communications, 2015.
link   bibtex  
A Unified Hardware/Software MPSoC System Construction and Run-Time Framework. Skalicky, S.; Schmidt, A. G.; Lopez, S.; and French, M. In Conference on Design, Automation and Test in Europe (DATE), 2015.
link   bibtex  
  2014 (1)
High Level Hardware/Software Embedded System Design with Redsharc. Skalicky, S.; Schmidt, A. G.; and French, M. In International Workshop on FPGAs for Software Programmers, 2014.
link   bibtex  
  2013 (1)
Fast Lossless Image Compression with Radiation Hardening By Hardware/Software Co-Design on Platform FPGAs. Schmidt, A. G.; and French, M. In Proceedings of the 24th Annual International Conference on Application-Specific Systems Architectures and Processors (ASAP\textquoteright13), 2013. IEEE
link   bibtex  
  2012 (5)
Integrating Fast Lossless Compression Prediction with Radiation Hardening by Software on FPGAs. Schmidt, A. G.; Walters, J. P.; French, M.; Keymeulen, D.; Aranki, N.; Klimesh, M.; and Kiely, A. In Proceedings of the 2012 IEEE Aerospace Conference, 2012. IEEE
link   bibtex  
HwPMI: An Extensible Performance Monitoring Infrastructure for Improving Hardware Design and Productivity on FPGAs. Schmidt, A. G.; Stiner, N.; French, M.; and Sass, R. International Journal of Reconfigurable Computing. 2012.
link   bibtex  
An Evaluation of an Integrated On-Chip/Off-Chip Network for High Performance Reconfigurable Computing. Schmidt, A. G.; Kritikos, W. V.; Gao, S.; and Sass, R. International Journal of Reconfigurable Computing. 2012.
link   bibtex  
Applying radiation hardening by software to fast lossless compression prediction on FPGAs. Schmidt, A. G.; Walters, J. P.; Zick, K. M.; French, M.; Keymeulen, D.; Aranki, N.; Klimesh, M.; and Kiely, A. In Aerospace Conference, 2012 IEEE, 2012. IEEE
link   bibtex  
Redsharc: A programming model and on-chip network for multi-core systems on a programmable chip. Kritikos, W. V.; Schmidt, A. G.; Sass, R.; Anderson, E. K.; and French, M. International Journal of Reconfigurable Computing. 2012.
link   bibtex  
  2011 (5)
A Radix Tree Router for Scalable FPGA Networks. Kritikos, W. V.; Rajasekhar, Y.; Schmidt, A. G.; and Sass, R. In Proceedings of the 21th Annual Conference on Field Programmable Logic and Applications (FPL\textquoteright11), 2011. IEEE Computer Society
link   bibtex  
Improving Design Productivity with a Hardware Performance Monitoring Infrastructure. Schmidt, A. G.; and Sass, R. In Proceedings of the 6th Annual International Conference on Reconfigurable Computing and FPGAs (ReConFig\textquoteright11), 2011. IEEE Computer Society
link   bibtex  
Checkpoint/Restart and Beyond: Resilient High Performance Computing with FPGAs. Schmidt, A. G.; Huang, B.; Sass, R.; and French, M. In Proceedings of the 19th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\textquoteright11), 2011. IEEE Computer Society
link   bibtex  
Investigation into Scaling I/O Bound Streaming Applications Productively with an all-FPGA Cluster. Schmidt, A. G.; Datta, S.; Mendon, A. A.; and Sass, R. Parallel Computing. 2011.
link   bibtex  
Reconfigurable Computing Cluster Project: A Five-Year Perspective of the Project. Sass, R.; Schmidt, A. G.; and Buscemi, S. In Parallel Computing with FPGAs (ParaFPGA 2011), 2011. IEEE Computer Society
link   bibtex  
  2010 (6)
Investigating Resilient High Performance Reconfigurable Computing with Minimally-Invasive System Monitoring. Huang, B.; Schmidt, A. G.; Mendon, A. A.; and Sass, R. In International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA\textquoteright10), 2010. IEEE Computer Society
link   bibtex  
Redsharc: An Abstract Stream Programming Model for FPGAs. Kritikos, W. V.; Schmidt, A. G.; Sass, R.; Anderson, E. K.; Sika, M.; and French, M. In Proceedings of the 18th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\textquoteright10), 2010. IEEE Computer Society
link   bibtex  
Productively Scaling I/O Bound Streaming Applications with a Cluster of FPGAs. Schmidt, A. G.; Datta, S.; Mendon, A. A.; and Sass, R. In Symposium on Application Accelerators in High-Performance Computing (SAAHPC\textquoteright10), 2010.
link   bibtex  
Impact of Reconfigurable Hardware on Accelerating MPI_Reduce. Gao, S.; Schmidt, A. G.; and Sass, R. In Proceedings of the 9th Annual International Conference on Field Programmable Technology (FPT\textquoteright10), 2010. IEEE Computer Society
link   bibtex  
Merging Programming Models and On-Chip Networks to Meet the Programmable and Performance Needs of Multi-Core Systems on a Programmable Chip. Schmidt, A. G.; Kritikos, W. V.; Sass, R.; Anderson, E. K.; and French, M. In Proceedings of the 5th Annual International Conference on Reconfigurable Computing and FPGAs (ReConFig\textquoteright10), 2010. IEEE Computer Society
link   bibtex  
Embedded Systems Design with Platform FPGAs: Principles & Practices. Sass, R.; and Schmidt, A. G. Morgan-Kaufmann, an imprint of Elsevier, San Francisco, CA, USA, 2010.
link   bibtex  
  2009 (4)
A Hardware Filesystem Implementation with Multi-Disk Support. Mendon, A.; Schmidt, A. G.; and Sass, R. International Journal of Reconfigurable Computing. 2009.
link   bibtex  
Hardware Implementation of MPI_Barrier on an FPGA Cluster. Gao, S.; Schmidt, A. G.; and Sass, R. In Proceedings of the 19th Annual Conference on Field Programmable Logic and Applications (FPL\textquoteright09), 2009. IEEE Computer Society
link   bibtex  
AIREN: A Novel Integration of On-Chip and Off-Chip FPGA Networks. Schmidt, A. G.; Kritikos, W. V.; Sharma, R. R.; and Sass, R. In Proceedings of the 17th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\textquoteright09), 2009. IEEE Computer Society
link   bibtex  
Initial Implementation of a Hardware File System with Multiple Disk Support. Mendon, A.; Schmidt, A. G.; and Sass, R. In Proceedings of the 17th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\textquoteright09), 2009. IEEE Computer Society
link   bibtex  
  2008 (3)
Teaching FPGA System Design via a Remote Laboratory Facility. Rajasekhar, Y.; Kritikos, W. V.; Schmidt, A. G.; and Sass, R. In Proceedings of the 18th Annual Conference on Field Programmable Logic and Applications (FPL\textquoteright08), 2008. IEEE Computer Society
link   bibtex  
FPGA Session Control (FSC): Providing Remote Access to A Cluster of FPGAs. Rajasekhar, Y.; Phatak, Y.; Schmidt, A. G.; Kritikos, W. V.; and Sass, R. In Proceedings of the 16th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\textquoteright08), 2008. IEEE Computer Society
link   bibtex  
Reconfigurable Computing Cluster Project: Phase I Brief. Schmidt, A. G.; Kritikos, W. V.; Datta, S.; and Sass, R. In Proceedings of the 16th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\textquoteright08), 2008. IEEE Computer Society
link   bibtex  
  2007 (3)
Characterizing Effective Memory Bandwidth of Designs with Concurrent High-Performance Computing Cores. Schmidt, A. G.; and Sass, R. In Proceedings of the 17th Annual International Conference on Field Programmable Logic and Applications (FPL\textquoteright07), 2007. IEEE Computer Society
link   bibtex  
Quantifying Effective Memory Bandwidth of Platform FPGAs. Schmidt, A. G.; and Sass, R. In Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\textquoteright07), 2007. IEEE Computer Society
link   bibtex  
Reconfigurable Computing Cluster (RCC) Project: Investigating the Feasibility of FPGA-Based Petascale Computing. Sass, R.; Kritikos, W. V.; Schmidt, A. G.; Beeravolu, S.; Beeraka, P.; Datta, K.; Andrews, D.; Miller, R. S.; and Stanzione, D. In Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\textquoteright07), 2007. IEEE Computer Society
link   bibtex